

## TABLE OF CONTENTS VOLUME 2

<b>CHAPTER 1:</b>	<b>INTRODUCTION.....</b>	<b>12</b>
	Section 1.1 About Volume 2.....	12
	Section 1.2 A Look at How The Electronic Industry Got to Where It Is.....	12
	Section 1.3 The Boundary Between Low Speed and High Speed.....	14
	Section 1.4 When Does Crosstalk Become An Issue.....	17
	Section 1.5 Other Issues That High Speed Logic Circuits Create.....	28
<b>CHAPTER 2:</b>	<b>THE PCB DESIGN PROCESS.....</b>	<b>19</b>
	Section 2.1 Introduction.....	19
	Section 2.2 The Virtual Prototyping Process.....	20
	Section 2.3 Making The Conversion From Hardware Prototyping To Virtual Prototyping.....	27
<b>CHAPTER 3:</b>	<b>POWER DELIVERY DETAILS.....</b>	<b>28</b>
	Section 3.1 Introduction.....	28
	Section 3.2 Determining Load Currents and Their Variations.....	28
	Section 3.3 Things That Affect Power Supply Impedance.....	30
	Section 3.4 Function of Capacitors and Capacitance in Power Delivery System (PDS).....	30
	Section 3.5 Calculating Capacitance Required to Achieve The Desired PDS Impedance.....	30
	Section 3.6 The Use of Ferrite Beads in Power Leads of Devices.....	34
	Section 3.7 Selecting Ceramic Capacitors.....	38
	Section 3.8 Determining The Parasitic Inductance of A DC to CD Converter or Capacitor.....	39
	Section 3.9 Plane Inductance.....	43
	Section 3.10 Signal Plane Fill.....	43
	Section 3.11 The Four Layer PCB Problem.....	44
<b>CHAPTER 4:</b>	<b>PCB FABRICATION.....</b>	<b>45</b>
	Section 4.1 Introduction.....	45
	Section 4.2 The Basic Multilayer Printed Circuit Board Fabrication Process.....	46
	Section 4.3 Blind and Buried Vias.....	58
	Section 4.4 Build Up Fabrication Process.....	61
	Section 4.5 Outer Layer Surface Finishes.....	63
	Section 4.6 Designing The PCB Stackup.....	66
	Section 4.7 Bare and Loaded Board Testing.....	79
	Section 4.8 Pad Stack Design and Drill Size Choices.....	89
	Section 4.9 Miscellaneous PCB Fabrication Topics.....	98
<b>CHAPTER 5:</b>	<b>PCB MATERIALS.....</b>	<b>109</b>
	Section 5.1 Introduction.....	109
	Section 5.2 Copper Foils.....	109
	Section 5.3 Glass Styles.....	110
	Section 5.4 Resin Types.....	115
	Section 5.5 Embedded Components.....	119
<b>CHAPTER 6:</b>	<b>SIGNAL INTEGRITY AND PCB STRUCTURES.....</b>	<b>123</b>
	Section 6.1 Split Planes.....	123
	Section 6.2 How Return Currents Find Their Way from Plane to Plane When a Signal Changes Layers.....	125
	Section 6.3 Determining The Size of Terminating Resistors.....	129
	Section 6.4 Maintaining The Integrity of Power and Ground.....	130
<b>Chapter 7:</b>	<b>EMI AND EMC.....</b>	<b>132</b>
	Section 7.1 What is EMI and Where Does It Comes From?.....	132
	Section 7.2 Understanding What EMI Is.....	132
	Section 7.3 What Makes A Good Antenna For Radiating EMI.....	133
	Section 7.4 Faraday Cages.....	134
	Section 7.5 A Discussion of Grounds.....	134
	Section 7.6 Getting Heat Out Of A Faraday Cage While Keeping EMI In.....	135
	Section 7.7 Getting Signals In And Out Of The Faraday Cage Without Letting EMI Out.....	136
	Section 7.8 Getting Power Into A Product Without Letting EMI Out.....	140
	Section 7.9 Building A Faraday Cage For A Rack Mounted Product With Plug In Cards and Backplane.....	140
	Section 7.10 Other Ways to Build A Faraday Cage.....	142

Section 7.11 Where Should Logic Ground Be Connected To the Faraday Cage, Or Should It?.....	142
Section 7.12 Where Does The Energy Come From That Causes EMI?.....	143
Section 7.13 Conducted EMI.....	145
Section 7.14 Spread Spectrum Clocking.....	145
Section 7.15 EMI Rules-Of-Thumb.....	145
Section 7.16 Can EMI Modeling Tools Predict EMI.....	147
Section 7.17 EMI Testing And Compliance.....	148
Section 7.18 The Reason Unshielded Twister Pair (UTP) Ethernet Cable Does Not Cause An EMI Problem.....	148
Section 7.19 Handling Distributed Systems Connected By Cables.....	150
<b>CHAPTER 8: GB/S AND HIGHER SIGNALLING.....</b>	<b>152</b>
Section 8.1 Introduction.....	152
Section 8.2 A Refresher On Differential Signalling.....	152
Section 8.3 Some Myths About Differential Signalling.....	156
Section 8.4 What Happens When Differential Signals Get Fast?.....	160
Section 8.5 Pre-emphasis/De-emphasis.....	166
Section 8.6 Post-emphasis.....	166
Section 8.7 Deciding When Low Loss Materials Are Needed In A High Speed Path.....	167
Section 8.8 Making Tradeoffs Between Skin Effect Loss and Dielectric Loss.....	167
Section 8.9 Length Matching To Connectors.....	168
Section 8.10 Sizing Parallel Terminations for Differential Pairs.....	168
Section 8.11 Adding AC Coupling Capacitors To A Differential Pair DC For Isolation.....	169
<b>CHAPTER 9: SIMULATION AND SIMULATORS.....</b>	<b>171</b>
Section 9.1 Introduction.....	171
Section 9.2 Schematic Capture Tools.....	172
Section 9.3 Floor Planning Tools.....	172
Section 9.4 Thermal Analysis Tools.....	173
Section 9.5 Logic Emulation and Simulation Tools.....	173
Section 9.6 Timing Analyzers.....	174
Section 9.7 Signal Integrity Analysis Tools.....	174
Section 9.8 Power Delivery System Simulators.....	175
Section 9.9 PCB Routing Systems.....	176
Section 9.10 CAM/Gerber Data Checking Tools.....	176
<b>CHAPTER 10: INTEGRATED CIRCUIT PACKAGE DESIGN.....</b>	<b>177</b>
Section 10.1 Introduction.....	177
Section 10.2 History.....	177
Section 10.3 Packaging Examples And Performance Comparisons.....	180
Section 10.4 Package Requirements.....	183
Section 10.5 IC Package Core Power Distribution.....	184
Section 10.6 IC Package I/O Power And Signal Interconnect.....	194
Section 10.7 On-Chip and On-Package Decoupling Capacitors For I/O Power Rails.....	197
Section 10.8 Anatomy of an Organic BGA Package.....	198
Section 10.9 Package Design Examples.....	199
Section 10.10 Characteristics of the EIT HyperBGA and Xilinx BGA Packages.....	206
Section 10.11 Package Design Summary.....	210
Section 10.12 Screening IC Packages to Insure Proper Design.....	210
<b>GLOSSARY.....</b>	<b>211</b>
<b>APPENDIX 1: PCB MATERIALS.....</b>	<b>236</b>
<b>APPENDIX 2: POWER SYSTEM TESTS.....</b>	<b>253</b>
<b>APPENDIX 3: A GENERIC PCB FABRICATION SPECIFICATION.....</b>	<b>264</b>
<b>APPENDIX 4: INDEX TO VOLUME 1.....</b>	<b>288</b>
<b>APPENDIX 5: REFERENCES.....</b>	<b>292</b>
<b>APPENDIX 6: STANDARD DRILL CHART.....</b>	<b>296</b>
<b>APPENDIX 7: METRIC VERSION OF PAD STACK DESIGN TABLES.....</b>	<b>297</b>

<b>APPENDIX 8: ATTACHING OSCILLOSCOPE PROBE GROUNDS.....</b>	<b>299</b>
<b>APPENDIX 9: USEFUL ENGLISH TO METRIC CONVERSIONS.....</b>	<b>301</b>
<b>APPENDIX 10: DRILL SIZE VS. ASPECT RATIOS.....</b>	<b>302</b>
<b>APPENDIX 11: INDEX TO VOLUME 2.....</b>	<b>303</b>

**FIGURES, TABLES AND EQUATIONS**

**CHAPTER 1:**

<i>Table 1.1. Evolution of Logic Families and Important Speed Characteristics.....</i>	<i>14</i>
<i>Figure 1.1. A 3.3 Volt CMOS Logic Circuit.....</i>	<i>15</i>
<i>Figure 1.2. 3.3 Volt Logic Signal, Length = 12".....</i>	<i>16</i>
<i>Figure 1.3. 3.3 Volt Logic Signal, Length = 6".....</i>	<i>16</i>
<i>Figure 1.4. 3.3 Volt Logic Signal, Length = 3".....</i>	<i>16</i>
<i>Figure 1.5. 3.3 Volt Logic Signal, Length = 1.5".....</i>	<i>16</i>
<i>Figure 1.6. 3.3 Volt Logic Signal, Length = 0.75".....</i>	<i>16</i>
<i>Figure 1.7. 3.3 Volt Logic Signal, Length = 0.5".....</i>	<i>16</i>
<i>Figure 1.8. Backward Crosstalk vs. Length Of Parallel Run.....</i>	<i>17</i>
<i>Figure 1.9. Backward Crosstalk Critical Length vs. Rise Time.....</i>	<i>18</i>

**CHAPTER 2:**

<i>Figure 2.1. A Hardware Prototyping Design Flow.....</i>	<i>19</i>
<i>Figure 2.2 A "Virtual Prototyping" Design Flow.....</i>	<i>21</i>
<i>Figure 2.3. A Typical Design Rule Set Presented in the Technology Table Format.....</i>	<i>25</i>
<i>Figure 2.4. A Typical Preroute Rates Nest or Wire Load Plot.....</i>	<i>26</i>

**CHAPTER 3:**

<i>Figure 3.1. A Power Delivery System.....</i>	<i>28</i>
<i>Figure 3.2. A Series Terminated Single-Ended Logic Circuit.....</i>	<i>28</i>
<i>Figure 3.3. Voltage and Current Waveforms as a Single-Ended Logic Circuit Switches from Logic 0 to Logic 1.....</i>	<i>29</i>
<i>Figure 3.4. A Fourier Transform of Switching Current Waveform in Figure 3.3.....</i>	<i>29</i>
<i>Figure 3.5. PDS Impedance vs. Frequency For A Target Impedance of 10 mOhms.....</i>	<i>31</i>
<i>Figure 3.6. Capacitor Population for PDS in Figure 3.5.....</i>	<i>31</i>
<i>Figure 3.7. SPICE Model of PDS.....</i>	<i>32</i>
<i>Figure 3.8. Impedance Calculation Using SPICE Model.....</i>	<i>32</i>
<i>Figure 3.9. Measured Impedance of PDS Shown in Figure 3.5.....</i>	<i>33</i>
<i>Figure 3.10. Switching Logic States, Single-Ended Transmission Line.....</i>	<i>34</i>
<i>Figure 3.11. An Equation For Estimating Plane Capacitance.....</i>	<i>34</i>
<i>Figure 3.12. Typical Ferrite Bead Package.....</i>	<i>34</i>
<i>Figure 3.13. Ferrite Bead Impedance vs. Frequency.....</i>	<i>35</i>
<i>Figure 3.14. IC With Ferrite Bead in Power Lead.....</i>	<i>35</i>
<i>Figure 3.15 IC With Ferrite Bead and Capacitor.....</i>	<i>35</i>
<i>Figure 3.16. Isolating an ASIC With a Plane Island.....</i>	<i>36</i>
<i>Figure 3.17. 3.125 GB/S Serdes Output With Ferrite Bead.....</i>	<i>36</i>
<i>Figure 3.18. 3.125 GB/S Serdes Output Without Ferrite Bead.....</i>	<i>36</i>
<i>Figure 3.19. Impedance at Parallel Resonance vs. ESR.....</i>	<i>38</i>
<i>Figure 3.20. Change in Capacitance as a Function of Working Voltage for Y5V Capacitors.....</i>	<i>39</i>
<i>Figure 3.21. Impedance vs. Frequency of a DC-DC Converter Operating at Full Load.....</i>	<i>40</i>
<i>Figure 3.22. Inductive Reactance Equation.....</i>	<i>40</i>
<i>Figure 3.23. Output Impedance vs. Frequency for a 100 Amp Synqor DC-DC Converter.....</i>	<i>41</i>
<i>Figure 3.24. Impedance vs. Frequency Test Setup.....</i>	<i>41</i>
<i>Figure 3.25. Impedance vs. Frequency for a Ceramic Capacitor.....</i>	<i>42</i>
<i>Figure 3.26. Capacitive Reactance Equation.....</i>	<i>42</i>
<i>Figure 3.27. Capacitance per Square Inch For Planes Separated by Laminate such as FR-4.....</i>	<i>43</i>
<i>Figure 3.28. Six Artwork Layers of a PCMCIA Design Showing Signal Plane Fills.....</i>	<i>44</i>

**CHAPTER 4:**

Figure 4.1. Typical Stackup of a Six-Layer PCB Using Foil Lamination.....	45
Table 4.1. A List of Design Files Needed to Fabricate a PCB.....	46
Figure 4.2. The Basic Multilayer PCB Fabrication Process.....	47
Figure 4.3. A Typical Front End Engineering Station.....	48
Figure 4.4. An Inner Layer Showing Manufacturing Tooling.....	48
Figure 4.5. A Panelized PCB.....	49
Figure 4.6. A Roll Laminator.....	49
Figure 4.7. An Inner Layer Exposure Station.....	50
Figure 4.8. A Typical Horizontal Develop Etch Strip Layer Processing Line.....	50
Figure 4.9. An Inner Layer Emerging From a DES.....	51
Figure 4.10. A Typical AOI Station.....	51
Figure 4.11. Cap Lamination.....	52
Figure 4.12. A Typical Layup Station.....	52
Figure 4.13. A Typical Lamination Press.....	53
Figure 4.14. A Typical Cool Down Press.....	53
Figure 4.15. Laser and Though Hole Drills.....	53
Figure 4.16. Typical Laser Drill.....	54
Figure 4.17. Typical Mechanical Drill.....	54
Figure 4.18. A Typical Electrolytic Outer Layer Process.....	55
Figure 4.19. A Typical Electroless Copper Processing Line.....	55
Figure 4.20. An Electroless Copper Line.....	56
Figure 4.21. A Typical Electrolytic Copper Plating Line.....	56
Figure 4.22. A Copper Plating Line.....	56
Figure 4.23. A PCB Showing Thieving Dots Added on Layer 1.....	57
Figure 4.24. An Outer Layer Strip Etch Strip.....	57
Figure 4.25. Liquid Soldermask Application Station.....	58
Figure 4.26. The Various Types of Vias.....	58
Figure 4.27. Laser Drilled Blind Via.....	59
Figure 4.28. A BGA Pattern With Laser Drilled Blind Vias.....	60
Figure 4.29. Filled, Stacked Blind Vias.....	60
Figure 4.30. BGA Pattern With Offset Blind Vias.....	61
Figure 4.31. Buildup Multilayer PCB Fabrication Process.....	62
Figure 4.32. Layer Build Up PCB.....	63
Figure 4.33. A PCB With Electroplated Gold Over Electroplated Nickel.....	64
Figure 4.34. A PCB With HASL Finish.....	65
Figure 4.35. A PCB With Entec 106 Organic Coating.....	65
Figure 4.36. A PCB With ENIG Coating.....	66
Figure 4.37. A PCB With Immersion Tin.....	66
Figure 4.38. A PCB With Immersion Silver.....	66
Figure 4.39. Two Six-Layer Stackups.....	67
Figure 4.40. 1080 and 7628 Glass Samples.....	68
Figure 4.41. Two Methods for Producing an Eight-Layer PCB.....	69
Figure 4.42. Two Ways to Arrange the Layers in a 10-Layer PCB.....	69
Figure 4.43. Two Eight-Layer Stackups With Signal Layers and Planes Separated By Prepeg Layers.....	70
Figure 4.44. A 10-Layer Stackup with Single Stripline Signal Layers.....	71
Table 4.2. A Typical "FR-4" Laminate Table.....	72
Figure 4.45. A Complete Stackup Specification.....	75
Figure 4.46. Commonly Used Impedance Predicting Equations.....	77
Figure 4.47. Types of Transmission Lines.....	77
Figure 4.48. A Comparison of Impedance Field Solver Results to Impedance Predicting Equations.....	78
Figure 4.49. Bed of Nails Bare PCB Test Fixture.....	80
Figure 4.50. A Flying Probe Bare PCB Tester.....	80
Figure 4.51. An Impedance Test Station at a PCB Fabricator.....	80
Figure 4.52. A Tektronix 1502C TDR Setup for Measuring Impedance.....	81
Table 4.3. Impedance Test Results Using Three Different TDRs.....	81
Figure 4.53. Impedance Test Display for a Series of 3" Test Lines.....	82
Figure 4.54. Bottom View of a BGA Mounting Site Showing Exposed In-circuit Test Points.....	83
Figure 4.55. A Typical Test Coupon.....	85
Figure 4.56. A Typical Impedance Test Trace Design.....	85
Figure 4.57. Methods for Implementing Impedance Test Traces.....	86
Figure 4.58. A Test Structure That Provides Access to Power Planes.....	87
Figure 4.59. A Stacking Strip Test Structure.....	87
Figure 4.60. A PCB With The Layers Stacked Incorrectly.....	88
Figure 4.61. An Enlarged View of Stacking Stripes.....	88
Figure 4.62. A PCMCIA PCB With Stacking Stripes.....	89

Figure 4.63. A PCB Showing Overlapping Clearance Holes in Planes.....	90
Figure 4.64. A Plated Through Hole Shown in Cross Section.....	90
Figure 4.65. A Top Down View of a Plated Through Hole in a PCB.....	91
Figure 4.66. A Typical Thermal Tie in a Power Plane.....	92
Figure 4.67. A Plane Layer Showing the Features of Interest.....	93
Figure 4.68. A 0.5 mm Pitch BGA Fanned out to 1 mm Pitch.....	95
Figure 4.69. Drill Diameter vs. PCB Thickness and Aspect Ratio.....	96
Figure 4.70. Pad Stack Calculations for 10 mil TID and 2 mil Annular Ring.....	96
Figure 4.71. Pad Stack Calculations for 12 mil TID and 2 mil Annular Ring.....	97
Figure 4.72. Pad Stack Calculations for 10 mil TID and No Annular Ring.....	97
Figure 4.73. Examples of Vias With and Without Back Drilling.....	99
Figure 4.74. A Data Path Operating at 5.2 GB/S.....	100
Figure 4.75. Loss vs. Frequency of the Signal Path Shown in Figure 4.74, With and Without Back Drilled Vias.....	100
Figure 4.76. A Quarter Wave Stub.....	101
Figure 4.77. A Drill Chart Showing Drill Size by Hole Type.....	102
Figure 4.78 A Set of Fabrication Notes for a High Speed Multilayer PCB Made from "Hi-Tg FR-4".....	103
Figure 4.79. Typical PCB Fabrication Process Tolerances.....	104
Figure 4.80. An Example of a Thermal Tie.....	105
Figure 4.81. Thermal Tie Illustrating Breakout.....	106
Figure 4.82. An Example of Wicking Along Glass Fibers.....	108

## CHAPTER 5:

Figure 5.1. Loss Tangent for Laminate Using "E" Glass vs. "S" Glass.....	111
Table 5.1. Glass Styles Used in PCB Laminate.....	111
Figure 5.2. 106 Glass Cloth.....	112
Figure 5.3. 1080 Glass Cloth.....	112
Figure 5.4. 2113 Glass Cloth.....	112
Figure 5.5. 3313 Glass Cloth.....	112
Figure 5.6. 3070 Glass Cloth.....	112
Figure 5.7. 2116 Glass Cloth.....	112
Figure 5.8. 1652 Glass Cloth.....	112
Figure 5.9. 7628 Glass Cloth.....	112
Figure 5.10. TDR Test of a 50-Ohm Traveling Over 1080 Glass Cloth.....	113
Figure 5.11. A Section Through a PCB Showing 3-Mil, 76 microns, Wide Traces with 106 and 7628 Glass Cloth.....	114
Figure 5.12. A Cross Section View of Two Plies of 3313 Glass Weave.....	114
Figure 5.13. TDR Test Results for Traces Routed over 3313 Glass Weave.....	115
Table 5.2. Properties of Some Commonly Used Laminates.....	116
Figure 5.14. Temperature Characteristics of Several Resin Systems.....	117
Figure 5.15. An Inductor Formed in a Single PCB Layer.....	119
Figure 5.16. Four Buried Resistors Used to Terminate ECL.....	120
Figure 5.17. Buried Resistors in a Vtt Plane of a Large PCB.....	120

## CHAPTER 6:

Figure 6.1. A Test PCB Containing Traces Which Cross Plane Cuts.....	124
Figure 6.2. A Transmission Line Passing Over a Power Plane Cut.....	124
Figure 6.3. A TDR Waveform of a Transmission Line Passing Over a Plane Cut.....	125
Figure 6.4. A Signal Changing Routing Layers and Reference Planes.....	126
Figure 6.5. Cross Section of a 18-Layer PCB in Figure 6.1.....	127
Figure 6.6. Close up View of the Four Layer Changing Test Traces.....	127
Figure 6.7. TDR Plot of Test Trace With Layer Changing Via in the Center.....	128
Figure 6.8. A 50-Ohm Transmission Line Showing Over and Under Termination and Perfect Termination in $Z_0$ .....	129
Figure 6.9. Waveforms on A Series Terminated Transmission Line.....	130
Figure 6.10. Equivalent Circuit of a Series Terminated Transmission Line and Driver Circuit at $T_0$ .....	130

## CHAPTER 7:

Figure 7.1 Degradation to a 3.125 GB/S Output Signal as a Result of Inserting a Ferrite Bead in Its Power Lead.....	133
Figure 7.2. A Product With a Faraday Cage.....	135
Figure 7.3. A Honey Comb Mesh Used to Contain EMI While Allowing Cooling Air to Pass.....	136
Figure 7.4. A 10Base2 Ethernet Circuit at The End of A Plug-In Card.....	137
Figure 7.5. Emissions from a 10Base2 Shielded Cable Without an AC Connection Between Shield And Faraday Cage.....	137
Figure 7.6. A Parallel Plate Capacitor Formed From the Copper Layers in the 4-Layer PCB.....	138

Figure 7.7. Emissions from a 10Base2 Shielded Cable with an AC Connection Between Shield and Faraday Cage.....	139
Figure 7.8. Patch Capacitors on Fan Control Lines Used to Create a Low Pass Filter.....	139
Figure 7.9. An Unshielded Twisted Pair Ethernet Connection Using Center Tapped Transformer.....	140
Figure 7.10. A 36-Layer Backplane Showing Bonding Areas.....	141
Figure 7.11. EMI Gaskets Along the Edges of a Plug-In Module Face Plates.....	141
Figure 7.12. An Emission Scan of a Dual Speed Ethernet Card, Before and After Fix.....	143
Figure 7.13. Switching Waveforms for a 12-inch Long Transmission Line with Frequency Spectrum.....	144
Figure 7.14. Spectrum for Circuit in Figure 7.12 With Slow Edges on the Left, 3" Line on the Right.....	145
Figure 7.15. Making an Island Under an ASIC Hoping to Reduce EMI.....	146
Figure 7.16. The Right and Wrong Way to Connect Bypass Connectors.....	146
Figure 7.17. The Infamous $\lambda/20$ Rule.....	147
Figure 7.18. A Wire Suspended in Space With a an Electromagnetic Field Traveling on It.....	149
Figure 7.19. Two Wires Widely Spaced With Equal and Opposite Signals on Them.....	149
Figure 7.20. Two Wires Closely Spaced With Equal and Opposite Signals on Them.....	149

## CHAPTER 8:

Figure 8.1. A Typical LVSD Differential Logic Path.....	153
Figure 8.2. Current Flow In An LVDS Circuit for One Logic State.....	154
Figure 8.3. Current Flow In An LVDS Circuit For Opposite Logic State to Figure 8.3.....	155
Figure 8.4. Differential Signal Waveforms Crossing.....	155
Figure 8.5. Side-by-Side Routing of a Differential Pair with a Noisy Line Routed Next to It.....	157
Figure 8.6. Geometry of Tightly Coupled and Loosely Coupled Differential Pairs.....	158
Figure 8.7. Differential signal amplitude of 5-mil line/5-mil space, and 10-mil ine/15-mil space differential pairs Running at 2/4 GB/S over a 30" long path.....	158
Figure 8.8. Potential Routing Problem With Tightly Spaced Differential Pairs.....	159
Figure 8.9. Simulation Model of a 5.2 GB/S Data Path Containing 4 Meters of Infiniband Cable.....	160
Figure 8.10. Test PCBs Used to Measure Actual Path Losses.....	161
Figure 8.11. Actual Measure Loss vs. Frequency Compared to Simulator Predictor Loss.....	162
Figure 8.12. Signal Leaving the Driver on the Left and Arriving at Receiver at 100 MB/S.....	162
Figure 8.13. Receiver Signal With Skin Effect and Dielectric Losses Removed and with Via Capacitance Removed.....	163
Figure 8.14. Driver and Receiver Signals at 1 GB/S.....	164
Figure 8.15. Driver and Receiver Signals at 2.4 GB/S.....	164
Figure 8.16. Receive Signal at 2.4 GB/S with Losses Removed (left) and Parasitic Capacitance Removed (right).....	165
Figure 8.17. 2.4 GB/S Signal at Receiver with 2 pF Vias Representing Backplane Connector Holes.....	165
Figure 8.18. Receiver Signal at 4.6 GB/S With Losses and Parasitics.....	165
Figure 8.19. 5.2 GB/S Signals Leaving Driver and Arriving at Receiver Without Pre-emphasis.....	166
Figure 8.20. 5.2 GB/S Signals Leaving Driver and Arriving at Receiver with 15% Pre-emphasis.....	166
Figure 8.21. Skin Effect Loss vs. Trace Width and Dielectric Loss for Three Laminates for a 33" Path.....	168
Figure 8.22. A Parallel Terminated Net With Exact Matching and Mismatching.....	169
Figure 8.23. Loss vs. Frequency of Differential Paths With and Without Coupling Capacitors.....	170

## CHAPTER 9:

Figure 9.1. A Virtual Prototyping Design Flow.....	171
--	-----

## CHAPTER 10:

Figure 10.1. Very Early IC Package (ECL Integrated Circuit In a Small Can).....	177
Figure 10.2. Dual-In-Line Package (DIP).....	178
Figure 10.3. Amdahl 84-pin Quad Flat Pack (QFP).....	178
Figure 10.4. EIT 2092-Ball HyperBGA Package.....	179
Figure 10.5. 1924 Pin Ceramic Column Grid Array.....	179
Figure 10.6. 10 Gb/s Line Card Block Diagram.....	181
Figure 10.7. Clock Xilinx Virtex2-Pro (Jitter = 1600ps).....	182
Figure 10.8. Data Bit-0 Eye Diagram Xilinx Virtex2-Pro.....	182
Figure 10.9. Clock Xilinx Virtex-4 (Jitter = 97ps).....	182
Figure 10.10. Data Bit-0 Eye Diagram Xilinx Virtex-4.....	182
Figure 10.11. Clock from IBM ASIC in a HyperBGA Package.....	182
Figure 10.12. Data Bit-0 Eye Diagram from IBM ASIC in a HyperBGA Package.....	182
Table 10.1. ASIC Clock Tree Current and Power Estimation.....	185
Figure 10.13. ASIC Core Current and Voltage Waveforms.....	186
Figure 10.14. Core Power Distribution Equivalent Circuit.....	187
Table 10.2. Effective Frequency Range of Power Distribution Elements.....	187

<b>Figure 10.15. Decoupling Capacitors</b> .....	<b>188</b>
<b>Table 10.3. Decoupling Capacitor Characteristics when Mounted on IC Packages</b> .....	<b>188</b>
<b>Figure 10.16. LICA Capacitor Pin Assignment</b> .....	<b>189</b>
<b>Figure 10.17. PCB and IC Package Footprints for an 0402 Capacitor</b> .....	<b>189</b>
<b>Figure 10.18. Decoupling Capacitor Impedance vs. Frequency</b> .....	<b>190</b>
<b>Equation 10.1. Transmission Impedance vs. L and C</b> .....	<b>190</b>
<b>Equation 10.2. Parallel Plate Capacitance</b> .....	<b>190</b>
<b>Equation 10.3. Equation for Transmission Line Impedance</b> .....	<b>191</b>
<b>Equation 10.4. Transmission Line Inductance</b> .....	<b>191</b>
<b>Figure 10.19. Decoupling Capacitor Placement in IC Package</b> .....	<b>191</b>
<b>Equation 10.5. Inductance of a Circular Ring of Power Planes</b> .....	<b>192</b>
<b>Equation 10.6. Inductance of a Single Turn of Wire</b> .....	<b>192</b>
<b>Figure 10.20. Single Turn Indicator</b> .....	<b>192</b>
<b>Figure 10.21. Solder Ball Pair Loop Inductance</b> .....	<b>193</b>
<b>Table 10.4. Estimated Loop Inductance for Adjacent Solder Balls</b> .....	<b>193</b>
<b>Figure 10.22. LICA Footprint Column Assignment</b> .....	<b>194</b>
<b>Figure 10.23. LICA Footprint Checkerboard Assignment</b> .....	<b>194</b>
<b>Table 10.5. SPI-4.1 Bus Characteristics</b> .....	<b>195</b>
<b>Table 10.6. SPI-4.2 Bus Characteristics</b> .....	<b>196</b>
<b>Figure 10.24. IC Package I/O Driver Schematic</b> .....	<b>196</b>
<b>Figure 10.25. Decoupling Capacitance Support for Output Drive Current</b> .....	<b>197</b>
<b>Figure 10.26. Voltage Waveforms W/O Decoupling Cap</b> .....	<b>197</b>
<b>Figure 10.27. Voltage Waveforms with Decoupling Cap</b> .....	<b>197</b>
<b>Figure 10.28. Typical Organic Package Cross Section</b> .....	<b>198</b>
<b>Table 10.7. Six Conductor Layer Organic Package Stackup</b> .....	<b>199</b>
<b>Figure 10.29. Six-Layer BGA Package With Poor Electrical Properties</b> .....	<b>199</b>
<b>Figure 10.30. Eight-Layer BGA Package With Good Electrical Properties</b> .....	<b>200</b>
<b>Figure 10.31. PKG-A: 1088-Ball BGA Package With Poor Ball Assignment</b> .....	<b>201</b>
<b>Figure 10.32. PKG-B: 1088-Ball BGA Package With Good Ball Assignment</b> .....	<b>202</b>
<b>Table 10.8. Package Physical Characteristics</b> .....	<b>203</b>
<b>Table 10.9. Decoupling Capacitor Characteristics</b> .....	<b>203</b>
<b>Table 10.10. Inductive Paths from Chip to PCB</b> .....	<b>203</b>
<b>Figure 10.33. PKG-B Parallel Inductive Paths to the PCB</b> .....	<b>204</b>
<b>Figure 10.34. PKG-A Power Distribution Impedance</b> .....	<b>204</b>
<b>Figure 10.35. PKG-B Power Distribution Impedance</b> .....	<b>205</b>
<b>Figure 10.36. Cross Section of the EIT HyperBGA Package</b> .....	<b>206</b>
<b>Figure 10.37. HyperBGA 1657 Ball Package Ball Assignment</b> .....	<b>207</b>
<b>Figure 10.38. Xilinx Virtex-2 FF1517 Package Ball Assignment</b> .....	<b>208</b>
<b>Figure 10.39. Xilinx Virtex-4 FF1148 BGA Package Ball Assignment</b> .....	<b>209</b>