

10 layer PCB stackup	165	Coupling capacitors	40
2 Via footprint	142	Coupling	103
2D field solvers	84, 89	Creating a stackup	209
4 Via footprints	142	Critical length	34, 105
6 Via footprints	143	Crossing detector	116
A/D	45	Crosstalk	103
AC ground	43	Crow fly length	223
AC termination	64	Current flow and voltage drop	30
Aluminum electrolytic capacitor	132	Current sources	96
Amplitude, current spike	153	Current spike amplitude	153
Analog and video circuits	32	Current steering	116
Analog ground	45	Current switch	116
Annular ring	262	Cyanate ester	201
Applications notes	17	Data base management	18
Aspect ratio	211, 272	DC voltage drop	127
Assembly drawing	226	DC-Dc converter	124
Assembly files	226	DDR-1	122
Asymmetrical stripline	83	DDR-2	122
Backplane buses, parallel	74	DDR-SDRAM interface	160
Backplane buses, series	74	DDR-SDRAM power	162
Backward crosstalk	103	DDR-SDRAM Vtt	167
Bad BGA packages	181	Dead time	62, 71
Bench voltage	53	Decoupling capacitors for 2.5V	165
Bismalimine triazine	201	Decoupling capacitors	40, 132
Blind via limitations	212	Design files	228
Blind vias	211	Design rule checking	270
BT	201	Details	196
BTL	100	Detour routing	223
Building up	272	Dielectric breakdown voltage	205
Buried microstrip	209	Dielectric constant	19
Buried micro-stripline	83	Dielectric loss	19, 120
Buried resistors	74	Differential impedance	120
Buried vias	212	Differential signaling	114
Bus protocols	99	Digital circuits	32
Bus transistor logic	100	Digital ground	45
Bypass capacitors	40	Diode termination	64
CAD net list	274	Directional couplers	105
CAM/Gerber data checkers	218	Documentation	226
Cap layer lamination	271	Dog box	267
Cap layers	208	Down time	69
Capacitance	39	Drilled hole size	262
Capacitance, parallel plate	144	Drilling	197, 272
Capacitive coupling	103	Driver types	96
Capacitive crosstalk	103	DVT	214
Capacitive reactance	39	ECL	100
Capacitor arrays	132	Edge rate	33
Capacitor characterization	134	Einstein, Albert	16
Capacitor equivalent circuit	133	Electroless nickel and gold	273
Capacitor placement	147	Electroless plating	273
Capacitor via length	143	Electroless silver	274
Capture pad	262	Electroless tin	273
Ceramic capacitor	132	Electrolytic plating	273
Chassis ground	45	Electromagnetic fields	26, 30
Circuit complexity	18	Electronic taping	221
Circuit element sizes	19	Electroplated copper	273
Clearance hole	262	Electroplated gold over nickel	273
Common mode coupling	115	Electroplated palladium	273
Compliance window	116	Electroplated tin	273
Concept of ground	45	Electroplated tin/lead	273
Controlled depth drilling	211	EM fields	31
Controlling the impedance	29	Emitter coupled logic	100
Copper foil	262	Emitter coupled pair	116
Cost vs. price	15	Engineering drawing	226
Coulomb	39	ENIG	273

EPC	36	Impedance test trace	199
Equivalent parallel capacitance	36	Impedance	36, 47
Equivalent series inductance	40	Inductance, circular plate	146
Equivalent series resistance	36, 40	Inductance, power plane	144
Er	33	Inductive crosstalk	103
ESL vs. via length	143	Inductive reactance	36
ESL	40, 133	Inductor	37
ESR	36, 40, 133	Inner layer etching	197
Etched pairs	196	Insulation gap	262
Etching outer layers	197	Interplane capacitance	207
f	36	Isola corporation	204
Fabrication drawing	226	L	36
Fan out clock buffers	73	Laminate materials	268
Farad	39	Lamination	197, 270
Farad, Michael	39	Laser drilling	211
Faraday cages	45, 46	Layer count	19
Feature accuracy	19	Library maintenance	216
Fiber channel	120	Load types	98
Finished hole size	262	Loads	21
Floor planning tools	216	Logic emulators	217
Foil Lamination	196, 271	Logic simulation tools	217
Forced sequencing	76	Loss tangent	204
Forward crosstalk	103	Loss tangent vs. PCB cost	205
Fourier transform	78	Low ESR Tantalum capacitor	132
F _r	40	Low speed	59
FR-4	201	Low voltage differential signaling	101
Frequency-Amplitude table	136	L _p	124
Fringing capacitance	85	LVDS bus termination	159
GETEK™	201	LVDS	101
Glass to resin ratio	81	Magnetic coupling	103
Glass transition temperature	201, 202	Manhattan length	223
Golden board testing	274	Manufacturing tolerance	262
Ground bounce	176	Martin Marietta	108
Ground bounce tests	178	Mass lamination	271
Ground bounce	117	Matched impedance drivers	97
Ground offsets	188	Materials engineering	268
Ground offsets	114	Maximum allowable logic 0	57
Ground traces	108	Maximum allowable logic 1	57
Ground	43	Maximum power	155
GTL bus	100	Maze based routing	221
Guard traces	108	Mechanical transmission lines	26
Gunning transistor logic	100	Merix corporation	204
Gunning, Bill	100	Micro BGA	213
Harmonic	86	Micro-stripline	44, 83
Heavy use power	155	Microvia	211
Henry	36	Minimum allowable logic 0	57
Henry, Joseph	36	Minimum allowable logic 1	57
High Speeding	59	Nanohenry	36
HIPOT	267	Nanosecond	33
Hole plating	262	Net	223
Hole shadow	262	Net list compare	274
HSTL bus capacitive loading	158	Noise margin analysis	192
HSTL bus termination	155	Noise margins	183
HSTL waveform	158	Noise sources	184
Hyper-transport	120	Ohm	41
I/O peak current	155	Ohm, George Simon	41
IBIS models	217	Ohm's Law	41
Ideal capacitor	40	OSP	274
Ideal component data sheet	229	Overshoot	51
Ideal inductor	37	Package inductance	177, 180
Ideal resistor	41	Pad stack	262
Ideal voltage source	96	Pad stack calculations	262
Impedance equation	47	Panel sizes	270
Impedance matching	18	Parallel plate capacitance	85, 144

Parallel resonance	134	Ring back	51
Parallel terminated TL	71	Ringling	53
Parallel termination	28, 63	Rise and fall time	33
Parallel tuned circuit	36	Round trip delay	62
Parasitic capacitance	37, 98	Routing via	92, 223
Parasitic inductance	37	R _p	124
Parasitic resistance	37	R-packs	191
PCB fabrication	196	Rule sets	16
PCB routers	218	Rules of thumb	15
PCB routing	221	Ruskin, John	15
PCB Stackup	125	Scheduling	76
PCI bus	99	Schematic capture tools	216
PCI Express	120	Segment	223
Peak current	155	Self resonant frequency	38
Photo-imaged vias	212	Sequencing	76
Picofarad	39	Sequential blind vias	212
Picoseconds	33	Sequential lamination	271
Plane	262	Series resonance	133
Plane capacitance	170	Series resonant circuit	40
Plane fill	172	Series stub terminated	99
Plane resonance	149	Series terminated HSTL bus	155
Plating outer layers	197	Series terminated nets	73
Pocket knife engineering	214	Series terminated TL	69
Polyimide	201	Series terminated	62
Possible vs. reasonable	16	Series termination stub	71
Power dissipation	152	Series termination	29
Power dissipation	152	Serpentine tuning/routing	223
Power distribution drop	128	Sheet resistance, plane	149
Power plane capacitance	139	Signal integrity engineering	57
Power plane inductance	124, 144	Signal integrity tools	217
Power plane resistance	124	Signal loss in traces	190
Power planes	46	Signal losses	19
Power sources	21	Signal plane fill	167, 171
Power subsystem design	186	SIMM	99
Power subsystem	122	Simplified impedance equation	48
Power Supply variance	192	Simultaneous switching noise	117, 176
Power system simulators	218	Single ended signaling	112
Power system tests	175	Single ended	43
Prepreg	196	Skin effect loss	19, 41
Press cycle	197	Slew rate	33
Process tolerances	205	Sources	21
Propagation velocity	149	Speed of light	33
Quarter wave stubs	78	SPI-4.1	159
Rambus	102	SPICE models	217
Rats nest	221, 223	Spreading resistance	130
Real capacitor	40	SSN	176
Real inductor	37	SSN	117
Real parts	24	SST	99
Real resistor	41	Stacking stripe	199
Real voltage sources	96	Straight wire	223
Reference accuracy	190	Stripline transmission line	30
Reflected wave switching	29, 62	Stripline	44, 83
Reflection equation	50, 80	Stubs	72
Reflection	28	Surface microstrip	209
Reflections	50, 187	Symmetrical stripline	83
Registration	271	System level checking	218
Relative dielectric constant	203	Tantalum organic capacitor	132
Relative dielectric constant	33, 49	TCE	202
Remote sense	128	TDR	88
Resin content	203	Technology table	195
Resistance	41	Teflon	201
Resonance, parallel planes	149	TEL	34, 59
RF and microwave circuits	32	Temperature coefficient of exp.	202
Right angle bends	90	Terminator end swapping	72

Terminator noise	191
Terminator stub	70
Test card, capacitor	147
Test point files	226
Tg	201
The impedance equation	80
Thermal offsets	191
Thermal ties	262
Thevenin termination	65
Through hole vias	211
Time and distance	33
Time Domain Reflectometer	88
Timing analysis	186
Timing analysis tools	217
TL	70
Trace DC resistance	191
Transition electrical length	34
Transmission line	43
Transmission lines	21, 25
Trombone tuning/routing	223
TTL engineering	214
Turning via	223
Types of high speed PCBs	18
Typical parallel terminated nets	73
Typical use power	155
Undershoot	51
Unplated holes	262
Unterminated transmission line	52
Vacuum lamination	197
Variable slew rate	33
Vcc bounce	176
Vcc bounce tests	178
Vcc bounce	117
Vcc offsets	188
Velocity of propagation	149
Via types	211
Vias	92
V _{IHMIN}	184
V _{ILMAX}	184
Virtual prototyping	215
Visible vs. Significant	16
V _{OHMAX}	183
V _{OHMIN}	183
V _{OLMAX}	183
V _{OLMIN}	183
Voltage sources	96
Water absorption	205
Why 50 ohms?	86
Wire	223
X7R	132
XAUI	120
X _C	133
X _c	39
X _L	133
X _L	36
X-Y routing	221
Y5V	132
Z axis expansion	203
Z vs. F for 2.5 V supply	166